



Computer Architecture, Networks, and Operating Systems (CANOS)

Lecture 16:
X86 (part 2)



Announcements

- Project 2 due Friday @ 11:59pm
- Remote class on Friday



8086 Instruction Example

```
mov [200h], 5h
mov cx, [200h]
mov ax, 1h
mov dx, 0h
mult:
mul cx
loop mult
mov [300h], ax
mov [301h], dx
```




Exercise


- Download Emu8086
- <https://emu8086.en.lo4d.com/windows>
- Write pseudocode for each line of Example 1.
- Use the following reference to help you:
- <https://eecs.wsu.edu/~ee314/handouts/x86ref.pdf>

8086 Instruction Encoding

One byte instruction implied operands



One byte instruction register mode




Register to register



Register to/ from memory with no displacement




Register to/ from memory with displacement (8-bit)



Register to/ from memory with displacement (16-bit)




Immediate operand to register (8-bit)



Immediate operand to register (16-bit)



Immediate operand to memory with 16-bit displacement




8086 Opcode map

Fig. 6.8 Sample 8086 instruction formats

8086 Instruction Encoding

- **Addressing mode byte:** specifies addressing mode



Page 17

MOD	Meaning
00	Register indirect addressing mode or SIB with no displacement (when R/M = 100) or Displacement only addressing mode (when R/M = 101).
01	One-byte signed displacement follows addressing mode byte(s).
10	Four-byte signed displacement follows addressing mode byte(s).
11	Register addressing mode.


Source

8086 Instruction Encoding


Table 2-1. 16-Bit Addressing Forms with the ModR/M Byte

Second operand registers if an instruction requires one			AL	CL	DL	BL	AH	CH	DH	BH			
r8(/r)	r16(/r)	r32(/r)	EAX	ECX	EDX	EBX	ESP	EBP	ESI	EDI			
mm(/r)	mm(/r)	xmm(/r)	MM0	MM1	MM2	MM3	MM4	MM5	MM6	MM7			
			XMM0	XMM1	XMM2	XMM3	XMM4	XMM5	XMM6	XMM7			
(In decimal) /digit (Opcode) (In binary) REG =			0	1	2	3	4	5	6	7			
			000	001	010	011	100	101	110	111			
Effective Address		Mod	R/M	Value of ModR/M Byte (in Hexadecimal)									
[BX+SI] [BX+DI] [BP+SI] [BP+DI] [SI] [DI] disp16 ² [BX]	24 Addressing mode	8 R/M	000	00	08	10	18	20	28	30	38		
			001	01	09	11	19	21	29	31	39		
			010	02	0A	12	1A	22	2A	32	3A		
			011	03	0B	13	1B	23	2B	33	3B		
			100	04	0C	14	1C	24	2C	34	3C		
			101	05	0D	15	1D	25	2D	35	3D		
			110	06	0E	16	1E	26	2E	36	3E		
			111	07	0F	17	1F	27	2F	37	3F		
[BX+SI]+disp8 ³ [BX+DI]+disp8 [BP+SI]+disp8 [BP+DI]+disp8 [SI]+disp8 [DI]+disp8 [BP]+disp8 [BX]+disp8	4 Mod	4 Mod	000	40	48	50	58	60	68	70	78		
			001	41	49	51	59	61	69	71	79		
			010	42	4A	52	5A	62	6A	72	7A		
			011	43	4B	53			6B	73	7B		
			100	44	4C	54	256 ModR/M possible values		6C	74	7C		
			101	45	4D	55			6D	75	7D		
			110	46	4E	56			6E	76	7E		
			111	47	4F	57			6F	77	7F		
[BX+SI]+disp16 [BX+DI]+disp16 [BP+SI]+disp16 [BP+DI]+disp16 [SI]+disp16 [DI]+disp16 [BP]+disp16 [BX]+disp16	10	10	000	80	88	90			98	A0	A8	B0	B8
			001	81	89	91			99	A1	A9	B1	B9
			010	82	8A	92			9A	A2	AA	B2	BA
			011	83	8B	93			9B	A3	AB	B3	BB
			100	84	8C	94	9C	A4	AC	B4	BC		
			101	85	8D	95	9D	A5	AD	B5	BD		
			110	86	8E	96	9E	A6	AE	B6	BE		
			111	87	8F	97	9F	A7	AF	B7	BF		
EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM1/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	11	000	C0	C8	D0	D8	E0	E8	F0	F8		
			001	C1	C9	D1	D9	E1	E9	F1	F9		
			010	C2	CA	D2	DA	E2	EA	F2	FA		
			011	C3	CB	D3	DB	E3	EB	F3	FB		
			100	C4	CC	D4	DC	E4	EC	F4	FC		
			101	C5	CD	D5	DD	E5	ED	F5	FD		
			110	C6	CE	D6	DE	E6	EE	F6	FE		
			111	C7	CF	D7	DF	E7	EF	F7	FF		


8086 High-Level Architecture



Later x86 (Pentium)




Later x86 (Pentium)



Pentium Pipeline Stages

Later x86 (Pentium)



Later x86 (Pentium)

	Byte 8	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1
64-bit	RAX							
32-bit					EAX			
16-bit							AX	
8-bit							AH	AL



8086 Instructions

- ❑ Loop instructions
- ❑ Factorial program
- ❑ 8086 Hello World
- ❑ Interrupts
- ❑ ASCII Codes



Further Reading

- ❑ [Intel 8086 Instruction Summary](#)
- ❑ [X86 Instruction Reference](#)
- ❑ [8086 Instruction Set Opcodes](#)
- ❑ [Comparison of 80x86 and MIPS Architectures](#)
- ❑ [A Hacker's Tour of the x86 CPU Architecture](#)